
Align atomic fields to a different cacheline, so no false sharing between CPUs occur. Signed-off-by: Kozlowski Mateusz <mateusz.kozlowski@intel.com>
Align atomic fields to a different cacheline, so no false sharing between CPUs occur. Signed-off-by: Kozlowski Mateusz <mateusz.kozlowski@intel.com>